Dual Precision Retriggerable/Resettable Monostable Multivibrator

The MC14538B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components, C_X and R_X . Output Pulse Width $T = R_X \cdot C_X$ (secs)

$$R_X = \Omega$$

 $C_X = Farads$

- Features
- Unlimited Rise and Fall Time Allowed on the A Trigger Input
- Pulse Width Range = $10 \ \mu s$ to $10 \ s$
- Latched Trigger Inputs
- Separate Latched Reset Inputs
- 3.0 Vdc to 18 Vdc Operational Limits
- Triggerable from Positive (A Input) or Negative–Going Edge (B–Input)
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-pin Compatible with MC14528B and CD4528B (CD4098)
- Use the MC54/74HC4538A for Pulse Widths Less Than 10 μs with Supplies Up to 6 V
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit		
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V		
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V		
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA		
P _D	Power Dissipation, per Package (Note 1)	500	mW		
T _A	Operating Temperature Range	-55 to +125	°C		
T _{stg}	Storage Temperature Range	-65 to +150	°C		
ΤL	Lead Temperature (8-Second Soldering)	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS




<u>ănnnnnn</u> SOEIAJ-16 MC14538B **F SUFFIX** ALYWG **CASE 966** 0 = Assembly Location Δ WL. L = Wafer Lot YY, Y = Year WW, W = Work Week = Pb-Free Indicator G or •

(Note: Microdot may be in either location)


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.


PIN ASSIGNMENT




ONE-SHOT SELECTION GUIDE



BLOCK DIAGRAM







ORDERING INFORMATION

Device	Package	Shipping [†]
MC14538BCPG	PDIP-16	500 Helle / Dell
NLV14538BCPG*	(Pb-Free)	500 Units / Rail
MC14538BDG	SOIC-16	
NLV14538BDG*	(Pb-Free)	48 Units / Rail
MC14538BDR2G	SOIC-16	
NLV14538BDR2G*	(Pb-Free)	2500 Units / Tape & Reel
MC14538BDTR2G	TSSOP-16	
NLV14538BDTR2G*	(Pb-Free)	2500 Units / Tape & Reel
MC14538BDWG	SOIC-16 WB	
NLV14538BDWG*	(Pb-Free)	47 Units / Rail
MC14538BDWR2G	SOIC-16 WB	
NLV14538BDWR2G*	(Pb-Free)	1000 Units / Tape & Reel
MC14538BFG	SOEIAJ-16 (Pb-Free)	50 Units / Rail
MC14538BFELG	SOEIAJ-16 (Pb-Free)	2000 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		VDD	- 5	5°C		25°C		125°C		
Characteristic	Symbol	V _{DD} Vdc	Min	Max	c Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Level V _{in} = V _{DD} or 0	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level $V_{in} = 0 \text{ or } V_{DD}$	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- -	Vdc
$\label{eq:VO} \begin{array}{ll} \mbox{Input Voltage} & "0" \mbox{ Level} \\ (V_O = 4.5 \mbox{ or } 0.5 \mbox{ Vdc}) \\ (V_O = 9.0 \mbox{ or } 1.0 \mbox{ Vdc}) \\ (V_O = 13.5 \mbox{ or } 1.5 \mbox{ Vdc}) \end{array}$	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Level ($V_O = 0.5 \text{ or } 4.5 \text{ Vdc}$) ($V_O = 1.0 \text{ or } 9.0 \text{ Vdc}$) ($V_O = 1.5 \text{ or } 13.5 \text{ Vdc}$)	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	I _{OH}	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	- - -	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	- - -	- 1.7 - 0.36 - 0.9 - 2.4	- - -	mAdc
	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current, Pin 2 or 14	l _{in}	15	-	±0.05	-	±0.00001	±0.05	-	±0.5	μAdc
Input Current, Other Inputs	l _{in}	15	-	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance, Pin 2 or 14	C _{in}	_	-	-	-	25	-	-	-	pF
Input Capacitance, Other Inputs (V _{in} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	_	pF
Quiescent Current (Per Package) Q = Low, Q = High	I _{DD}	5.0 10 15	- - -	5.0 10 20		0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Quiescent Current, Active State (Both) (Per Package) $Q = High, \overline{Q} = Low$	I _{DD}	5.0 10 15	- - -	2.0 2.0 2.0		0.04 0.08 0.13	0.20 0.45 0.70	- - -	2.0 2.0 2.0	mAdc
Total Supply Current at an external load capacitance (C_L) and at external timing network (R_X , C_X) (Note 3)	ŀτ	5.0 10		I _T = (8.0 x I _T = (1.25 where:	x 10 ^{–2}) R 5 x 10 ^{–1}) I _T in μA (C _X in μF,	$(C_Xf + 4C_Xf + C_Xf + 9C_Xf + 9C_Xf + 9C_Xf + 12C_Xf +$	+ 2 x 10^{-1} C_Xf + 3 x 1 able switch t in k ohme	⁵ C _L f 0 ^{–5} C _L f ning only),		μAdc

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.

SWITCHING CHARACTERISTICS (Note 4) (C_L = 50 pF, $T_A = 25^{\circ}C$)


		V		All Types			
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 5)	Мах	Unit	
Output Rise Time	t _{TLH}					ns	
t _{TLH} = (1.35 ns/pF) C _L + 33 ns		5.0	-	100	200		
t _{TLH} = (0.60 ns/pF) C _L + 20 ns		10	-	50	100		
t _{TLH} = (0.40 ns/pF) C _L + 20 ns		15	-	40	80		
Output Fall Time	t _{THL}					ns	
t _{THL} = (1.35 ns/pF) C _L + 33 ns		5.0	-	100	200		
$t_{THL} = (0.60 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$		10	-	50	100		
t _{THL} = (0.40 ns/pF) C _L + 20 ns		15	-	40	80		
Propagation Delay Time	t _{PLH} ,					ns	
A or B to Q or \overline{Q}	t _{PHL}						
t_{PLH} , $t_{PHL} = (0.90 \text{ ns/pF}) C_{L} + 255 \text{ ns}$		5.0	-	300	600		
t_{PLH} , $t_{PHL} = (0.36 \text{ ns/pF}) \text{ C}_{L} + 132 \text{ ns}$		10	-	150	300		
t _{PLH} , t _{PHL} = (0.26 ns/pF) C _L + 87 ns		15	-	100	220		
Reset to Q or Q						ns	
t_{PLH} , t_{PHL} = (0.90 ns/pF) C _L + 205 ns		5.0	-	250	500		
t_{PLH} , $t_{PHL} = (0.36 \text{ ns/pF}) \text{ C}_{L} + 107 \text{ ns}$		10	-	125	250		
t_{PLH} , t_{PHL} = (0.26 ns/pF) C _L + 82 ns		15	-	95	190		
Input Rise and Fall Times	t _r , t _f	5	-	-	15	μs	
Reset		10	-	-	5		
		15	-	-	4		
B Input		5	-	300	1.0	ms	
		10	-	1.2	0.1		
		15	-	0.4	0.05		
A Input		5				-	
		10		No Limit			
		15					
Input Pulse Width	t _{WH} ,	5.0	170	85	-	ns	
A, B, or Reset	t _{WL}	10	90	45	-		
		15	80	40	-		
Retrigger Time	t _{rr}	5.0	0	-	-	ns	
		10	0	-	-		
		15	0	-	-		
Output Pulse Width — Q or \overline{Q} Refer to Figures 8 and 9	Т					μs	
$C_X = 0.002 \ \mu F, R_X = 100 \ k\Omega$		5.0	198	210	230		
		10	200	212	232		
		15	202	214	234		
$C_X = 0.1 \ \mu\text{F}, \ \text{R}_X = 100 \ \text{k}\Omega$		5.0	9.3	9.86	10.5	ms	
		10	9.4	10	10.6		
		15	9.5	10.14	10.7		
C _X = 10 μF, R _X = 100 kΩ		5.0	0.91	0.965	1.03	s	
		10	0.92	0.98	1.04		
		15	0.93	0.99	1.06		
Pulse Width Match between circuits in	100	5.0	- 1	± 1.0	± 5.0	%	
the same package.	$[(T_1 - T_2)/T_1]$	10	-	± 1.0	± 5.0	, -	
$C_X = 0.1 \ \mu F, R_X = 100 \ k\Omega$		15	_	± 1.0	± 5.0		

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


OPERATING CONDITIONS

External Timing Resistance	R _X	-	5.0	Ι	(Note 6)	kΩ
External Timing Capacitance	C _X	-	0	-	No Limit (Note 7)	μF

6. The maximum usable resistance R_X is a function of the leakage of the capacitor C_X, leakage of the MC14538B, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for R_X > 1 MΩ..
7. If C_X > 15 µF, use discharge protection diode per Fig. 11.











Figure 2. Power Dissipation Test Circuit and Waveforms









Figure 4. Switching Test Waveforms








Figure 7. Typical Total Supply Current versus Output Duty Cycle




Figure 6. Typical Pulse Width Variation as a Function of Supply Voltage V_{DD}

	Inputs	Outputs				
Reset	Α	В	Q	Q		
Н	7	Н	Л	Л		
Н	L	\sim	Л	J		
Н	$\sim \sim$	L	Not Triggered			
Н	Н	\sim	Not Triggered			
Н	L, H, 🔨	Н	Not Triggered			
Н	L	L, H, 🖌	Not Triggered			
L	Х	Х	L	Н		
$\sim \checkmark$	Х	Х	Not Triggered			

FUNCTION TABLE




Figure 10. Timing Operation

TRIGGER OPERATION

The block diagram of the MC14538B is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and 10, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor CX completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and Reset are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N1 1. At the same time the output latch is set. With transistor N1 on, the capacitor CX rapidly discharges toward V_{SS} until V_{ref1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_X begins to charge through the timing resistor, R_X , toward V_{DD} . When the voltage across C_X equals V_{ref2} , comparator C2 changes state, causing the output latch to reset (Q goes low) while at the same time disabling comparator C2 2. This ends at the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

In the quiescent state, C_X is fully charged to V_{DD} causing the current through resistor R_X to be zero. Both comparators are "off" with total device current due only to reverse junction leakages. An added feature of the MC14538B is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input waveform.

RETRIGGER OPERATION

The MC14538B is retriggered if a valid trigger occurs ⁽³⁾ followed by another valid trigger ⁽⁴⁾ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from $V_{ref 1}$, but has not yet reached $V_{ref 2}$, will cause an increase in output pulse width T. When a valid retrigger is initiated ⁽⁴⁾, the voltage at C_X/R_X will again drop to $V_{ref 1}$ before progressing along the RC charging curve toward V_{DD} . The Q output will remain high until time T, after the last valid retrigger.

RESET OPERATION

The MC14538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse

on Reset sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor P1 (5). When the voltage on the capacitor reaches $V_{ref 2}$, the reset latch will clear, and will then be ready to accept another pulse. It the Reset input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Reset input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

POWER-DOWN CONSIDERATIONS

Large capacitance values can cause problems due to the large amount of energy stored. When a system containing the MC14538B is powered down, the capacitor voltage may discharge from V_{DD} through the standard protection diodes at pin 2 or 14. Current through the protection diodes should be limited to 10 mA and therefore the discharge time of the V_{DD} supply must not be faster than (V_{DD}) . (C)/(10 mA). For example, if $V_{DD} = 10$ V and $C_X = 10 \,\mu\text{F}$, the V_{DD} supply should discharge no faster than $(10 \text{ V}) \times (10 \,\mu\text{F})/(10 \text{ mA}) = 10 \text{ ms}$. This is normally not a problem since power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V_{DD} to zero volts occurs, the MC14538B can sustain damage. To avoid this possibility use an external clamping diode, D_X , connected as shown in Fig. 11.







Figure 11. Use of a Diode to Limit Power Down Current Surge


TYPICAL APPLICATIONS















Figure 14. Connection of Unused Sections

PACKAGE DIMENSIONS

PDIP-16 **P SUFFIX** CASE 648-08 **ISSUE T**




NOTES:

- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOD DE LASH

- MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
к	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	


SOIC-16 WB **DW SUFFIX** CASE 751G-03 ISSUE C




- NOTES:
 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
С	0.23	0.32		
D	10.15	10.45		
Е	7.40	7.60		
e	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
a	0 °	7 °		

PACKAGE DIMENSIONS



SOLDERING FOOTPRINT




- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHAIL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

PACKAGE DIMENSIONS






NOTES: 1. DIMENSIONING AND TOLERANCING PER

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION.
 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K


(0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.
DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
К	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC			2 BSC	
м	0 °	8 °	0 °	8 °	



PACKAGE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE 3. MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- 04 PHOTHOSIONS SHALL NOT EACEED 0.15 (0.000) PER SIDE. I. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE 5. DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.10	0.20	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050) BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
М	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.78		0.031

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ScILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ScILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights on the rights of others. SCILLC products are not designed, intended, or authorized for used as components in systems intended for surption to resten in the body or other applications intended to surption or surption. blocs not convex any incerse under its patent rights nor the rights to others. Soluto products are not designed, interded, or during to be as components in system interded for surgical implay into the body, or other applications intended to support or sustain life, or for any other application in which the SCILLC product soluto create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative