dsPIC33EPXXXGS70X/80X

dsPIC33EPXXXGS70X/80X Family
Silicon Errata and Data Sheet Clarification

The dsPIC33EPXXXGS70X/80X family devices that you have received conform functionally to the current Device Data Sheet (DS70005258**B**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC33EPXXXGS70X/80X silicon.

> **Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (**A2**).

Data Sheet clarifications and corrections start on page 12, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
   a) For MPLAB IDE 8, select *Programmer > Reconnect*.
   b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ( ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

> **Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various dsPIC33EPXXXGS70X/80X silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID[1]	Revision ID for Silicon Revision[2] A2	Part Number	Device ID[1]	Revision ID for Silicon Revision[2] A2
dsPIC33EP64GS708	0x6C03		dsPIC33EP128GS705	0x6C30	
dsPIC33EP64GS804	0x6C40		dsPIC33EP128GS706	0x6C12	
dsPIC33EP64GS805	0x6C60		dsPIC33EP128GS708	0x6C13	
dsPIC33EP64GS806	0x6C42	0x4001	dsPIC33EP128GS804	0x6C50	0x4001
dsPIC33EP64GS808	0x6C43		dsPIC33EP128GS805	0x6C70	
dsPIC33EP128GS702	0x6C11		dsPIC33EP128GS806	0x6C52	
dsPIC33EP128GS704	0x6C10		dsPIC33EP128GS808	0x6C53	

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

2: Refer to the *"dsPIC33EPXXXGS70X/80X Family Flash Programming Specification"* (DS70005256) for detailed information on Device and Revision IDs for your specific device.

dsPIC33EPXXXGS70X/80X

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions[1]
				A2
CPU	`div.sd`	1.	When using the `div.sd` instruction, the Overflow bit is not getting set when an overflow occurs.	X
CPU	Variable Interrupt Latency	2.	When Variable Interrupt Latency is selected (VAR = 1), an address error trap or incorrect application behavior may occur.	X
CPU	`DO` Loop	3.	PSV access, including Table Reads or Writes in the last instruction of a `DO` loop, is not allowed.	X
ADC	ADC Sampling	4.	Under specific conditions, multi-core ADC sampling crosstalk noise might be present.	X
ADC	Oversampling Filter	5.	Parallel operation of the two oversampling filters results in missing data writes to the lower priority Filter Data Result register.	X
ADC	DNL	6.	DNL is out of specification at the mid-code boundary in Single-Ended mode.	X
UART	Break Character Generation	7.	The Transmit Shift Register Empty (TRMT) bit is unreliable when there are back-to-back Break character transmissions.	X
I²C	Slave Mode	8.	The 7-bit address that matches the 10-bit upper address value (`111_10xx`) can never be accepted, regardless of the STRICT bit.	X
I²C	Slave Mode	9.	When data hold is enabled and software sends a `NACK`, a slave interrupt is occurring after the 9th clock.	X
SPI	Audio	10.	At start-up, the Idle state of the SDOx pin depends on the MSB of the first data packet when the slave is configured for Left/Right Justified mode.	X
SPI	Audio	11.	In PCM/DSP mode, if the channel width is greater than data width, the data loaded is not transmitted as per the loading sequence.	X
SPI	Audio	12.	In PCM/DSP mode, if the channel width is greater than data width, the state of SDOx is latched to the LSB of the data transmitted.	X
PTG	Debug	13.	Single-stepping of the command sequence queue when device is in Debug mode is not functional.	X
PTG	`PTGADD`/`PTGCOPY`	14.	`PTGADD` and `PTGCOPY` commands do not change the counter limit values.	X
PTG	Software Trigger	15.	Software trigger (PTGSWT) is not cleared by hardware.	X
PWM	Module Enable	16.	A glitch may be observed on the PWM pins when the PWM module is enabled after assignment of pin ownership to the PWM module.	X
PWM	Immediate Update	17.	Dead time is not asserted when PDCx is updated, which causes an immediate transition on the PWMxH and PWMxL outputs.	X
PWM	Center-Aligned Complementary	18.	Dead time between transitions of the PWMxH and PWMxL outputs may not be asserted when Swap mode is disabled.	X
PWM	Master Time Base Mode	19.	Changes to the PHASEx register may result in missing dead time.	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item Number	Issue Summary	Affected Revisions[1]
				A2
PWM	Push-Pull Mode	20.	When EIPU = 1, Period register writes may produce back-to-back pulses under certain conditions.	X
PWM	Redundant/ Push-Pull Output Mode	21.	Changing the duty cycle value from a non-zero value to zero will produce a glitch pulse equal to 1 PWM clock.	X
PWM	Trigger Compare Match	22.	The first PWM/ADC trigger event on a TRIGx/STRIGx match may not occur under certain conditions.	X
I/O	5V Tolerant	23.	Limited number of I/O pins support 5V operation.	X
I/O	5V Tolerant	24.	Limit input current to I/O pins that support 5V operation.	X
Auxiliary PLL	APLL Lock	25.	The APLL lock bit is asserted directly after enabling the APLL.	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

> **Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A2**).

1. Module: CPU

When using the Signed 32-by-16-bit Division instruction, `div.sd`, the Overflow bit may not always get set when an overflow occurs.

This erratum only affects operations in which at least one of the following conditions is true:

a) Dividend and divisor differ in sign,
b) Dividend > 0x3FFFFFFF or
c) Dividend ≤ 0xC0000000.

Work around

The application software must perform both the following actions in order to handle possible undetected overflow conditions:

a) The value of the dividend must always be constrained to be in the following range: 0xC0000000 ≤ Dividend ≤ 0x3FFFFFFF.
b) If the dividend and divisor differ in sign (e.g., dividend is negative and divisor is positive), then after executing the `div.sd` instruction or the compiler built-in function, `__builtin_divsd()`, inspect the sign of the resultant quotient.

   If the quotient is found to be a positive number, then treat it as an overflow condition.

Affected Silicon Revisions

A2							
X							

2. Module: CPU

An address error trap or incorrect application behavior may occur if the variable exception processing latency is enabled by setting the VAR bit (CORCON<15> = 1).

Work around

Enable the Fixed Interrupt Latency mode by clearing the VAR bit (CORCON<15> = 0).

Affected Silicon Revisions

A2							
X							

3. Module: CPU

Table Write (`TBLWTL`, `TBLWTH`) instructions cannot be the first or last instruction of a `DO` loop.

Work around

None.

Affected Silicon Revisions

A2							
X							

4. Module: ADC

When using multiple ADC cores, if one of the ADC cores completes conversion while other ADC cores are still converting, the data in the ADC cores which are converting may be randomly corrupted.

Work around

Work around 1: When using multiple ADC cores, the ADC triggers are to be sufficiently staggered in time to ensure that the end of the conversion of one or more cores does not occur during the conversion process of other cores.

Work around 2: For simultaneous conversion requirements, make sure the following conditions are met:

1. All the ADC cores for simultaneous conversion should have the same configurations.
2. Avoid shared ADC core conversion with any of the dedicated ADC cores; they can be sequential.
3. The trigger to initiate ADC conversion should be from the same source and at the same time.

Affected Silicon Revisions

A2							
X							

5. Module: ADC

If both oversampling filters are configured identically and have different input channel selections (FLCHSEL<4:0> bits in the ADFLxCON register) and the channels start conversion from the same trigger source, then the lower priority filter result will not be written to the Filter Output Data register. Both data registers will contain the result from the higher priority filter (i.e., ADFL0DAT).

Work around

Ensure oversampling filters have input channels with different trigger sources and do not complete conversions simultaneously.

Affected Silicon Revisions

A2							
X							

6. Module: ADC

When the ADC SAR core is configured to operate in Single-Ended mode, the core's DNL performance may be out of specification at the mid-code boundary.

Work around

None.

Affected Silicon Revisions

A2							
X							

7. Module: UART

The Transmit Shift Register Empty (TRMT) bit is unreliable when there are back-to-back Break character transmissions.

For back-to-back Break characters, the TRMT bit may not reflect the actual status. If user software is polling for this bit to be set, it may result in dummy bytes getting transmitted instead of Break characters.

Work around

Poll the UARTx Transmit Break bit, UTXBRK (UxSTA<11>), to be cleared instead of the TRMT bit (UxSTA<8>) to be set. The UTXBRK status bit will be cleared after a Break character transmission.

Affected Silicon Revisions

A2							
X							

8. Module: I^{2}C

In 7-Bit Addressing mode, the I^{2}C module will not respond to the 7-bit address that matches with the upper byte of the 10-bit address.

If the 7-bit address matches with the upper byte of the 10-bit address, the I^{2}C module will send a NACK, irrespective of the STRICT bit setting.

Work around

None.

Affected Silicon Revisions

A2							
X							

9. Module: I^{2}C

In Slave mode with DHEN = 1 (Data Hold Enable), if software sends a NACK, the slave interrupt is asserted at the 9th falling edge of the clock.

Work around

Software should ignore the slave interrupt that is asserted after sending a NACK.

Affected Silicon Revisions

A2							
X							

10. Module: SPI

When the SPI is a slave and configured for Left Justified or Right Justified mode at start-up, the Idle state of the SDOx pin will be configured by the Most Significant bit (MSb) of the first data packet loaded to the buffer.

For example:

If data loaded to the buffer is 0xA5A5 (where MSb is '1'), then at start-up, the Idle state of SDOx will be HIGH.

If data loaded to the buffer is 0x5A5A (where MSb is '0'), then at start-up, the Idle state of SDOx will be LOW.

Work around

None.

Affected Silicon Revisions

A2							
X							

11. Module: SPI

When the SPI is configured for PCM/DSP mode and MODE<32,16> = 1 or MODE<32,16> = 3, the data loaded is not transmitted as per sequence. For example, if the data is loaded as 0x8880, 0x8881, 0x8882, 0x8883, …, 0x8887, the transmitted data may be 0x8880, 0x8881, 0x8883, 0x8884, 0x8886, 0x8887.

Work around

None.

Affected Silicon Revisions

A2							
X							

12. Module: SPI

When the SPI is configured for PCM/DSP mode and MODE<32,16> = 1 or MODE<32,16> = 3, after completion of transmission of each data byte, the SDOx pin state is the same as the LSb of the data.

For example:

If data was 0x8880 (where LSb is '0'), the state of SDOx will be LOW after transmission.

If data was 0x8881 (where LSb is '1'), the state of SDOx will be HIGH after transmission.

Work around

None.

Affected Silicon Revisions

A2							
X							

13. Module: PTG

In Debug mode, the following features do not work:

• Single-stepping through the command sequence queue, which is enabled by setting PTGSSEN (PTGCST<9>).
• Step interrupt, which is generated after each step execution in the queue.

Work around

None.

Affected Silicon Revisions

A2							
X							

14. Module: PTG

PTGADD/PTGCOPY commands, which add the contents of PTGADJ, or copy the content of PTGHOLD to the Loop Counter Limit registers (PTGC0LIM and PTGC1LIM) do not work.

Although the loop counter value gets updated, the loop does not repeat as required.

Work around

None.

Affected Silicon Revisions

A2							
X							

15. Module: PTG

The PTG Software Trigger bit, PTGSWT (PTGCST<10>), is not automatically cleared by hardware upon completion of the PTGCTRL command.

Work around

Manually clear the PTGSWT bit (PTGCST<10>) after execution of the PTG software trigger.

Affected Silicon Revisions

A2							
X							

16. Module: PWM

The PENH and PENL bits in the IOCONx register are used to assign ownership of the pins to either the PWM module or the GPIO module. The correct procedure to configure the PWM module is to first assign pin ownership to the PWM module and then enable it using the PTEN bit in the PTCON register.

If the PWM module is enabled using the above sequence, then a glitch may be observed on the PWM pins before the actual switching of the PWM outputs begins. This glitch may cause a momentary turn-on of power MOSFETs that are driven by the PWM pins and may cause damage to the application hardware.

Work around

Perform the following steps to avoid any glitches from appearing on the PWM outputs at the time of enabling:

1. Configure the respective PWM pins to digital inputs using the TRISx registers. This step will put the PWM pins in a high-impedance state. The PWM outputs must be maintained in a safe state by using pull-up or pull-down resistors.

2. Assign pin ownership to the GPIO module by configuring the PENH bit (IOCONx<15> = 0) and the PENL bit (IOCONx<14> = 0).

3. Specify the PWM override state to the desired safe state for the PWM pins using the OVRDAT<1:0> bits field in the IOCONx register.

4. Override the PWM outputs by setting the OVRENH bit (IOCONx<9>) = 1 and the OVRENL bit (IOCONx<8>) = 1.

5. Enable the PWM module by setting the PTEN bit (PTCON<15>) = 1.

6. Remove the PWM overrides by making the OVRENH bit (IOCONx<9>) = 0 and the OVRENL bit (IOCONx<8>) = 0.

7. Ensure a delay of at least one full PWM cycle.

8. Assign pin ownership to the PWM module by setting the PENH bit (IOCONx<15>) = 1 and the PENL bit (IOCONx<14>) = 1.

The code in Example 1 illustrates the use of this work around.

Affected Silicon Revisions

A2						
X						

EXAMPLE 1: CONFIGURE PWM MODULE TO PREVENT GLITCHES ON PWM1H AND PWM1L PINS AT THE TIME OF ENABLING

```
TRISAbits.TRISA4 = 1;      // Configure PWM1H/RA4 as digital input
                           // Ensure output is in safe state using pull-up or pull-down resistors
TRISAbits.TRISA3 = 1;      // Configure PWM1L/RA3 as digital input
                           // Ensure output is in safe state using pull-up or pull-down resistors

IOCON1bits.PENH = 0;       // Assign pin ownership of PWM1H/RA4 to GPIO module
IOCON1bits.PENL = 0;       // Assign pin ownership of PWM1L/RA3 to GPIO module

IOCON1bits.OVRDAT = 0;     // Configure PWM outputs override state to the desired safe state

IOCON1bits.OVRENH = 1;     // Override PWM1H output
IOCON1bits.OVRENL = 1;     // Override PWM1L output

PTCONbits.PTEN = 1;        // Enable PWM module

IOCON1bits.OVRENH = 0;     // Remove override for PWM1H output
IOCON1bits.OVRENL = 0;     // Remove override for PWM1L output

Delay(x);                  // Introduce a delay greater than one full PWM cycle

IOCON1bits.PENH = 1;       // Assign pin ownership of PWM1H/RA4 to PWM module
IOCON1bits.PENL = 1;       // Assign pin ownership of PWM1L/RA3 to PWM module
```

17. Module: PWM

The PWMx generator may not assert dead time on the edges of transitions. This has been observed when all of the following conditions are present:

- The PWMx generator is configured to operate in Complementary mode with the Independent Time Base or Master Time Base
- Immediate Update is enabled
- The value in the PDCx register is updated in such a manner that the PWMxH and PWMxL outputs make an immediate transition

The current duty cycle, PDCOLD, newly calculated duty cycle, PDCNEW, and the point at which the write to the Duty Cycle register occurs within the PWMx time base, will determine if the PWMxH and PWMxL outputs make an immediate transition. PWMxH and PWMxL outputs make an immediate transition if the Duty Cycle register is written with a new value, PDCNEW, at a point of time when the PWMx time base is counting a value that is in between PDCNEW and PDCOLD. Additionally, writing to the Duty Cycle register close to the instant of time where dead time is being applied may result in reduced dead time, effective on the PWMxH and PWMxL transition edges.

In Figure 1, if the duty cycle write occurred in the shaded box, then PWMxH and PWMxL will make an immediate transition without dead time.

Work around

None. However, in most applications, the duty cycle update timing can be controlled using the TRIGx trigger or Special Event Trigger to avoid the above mentioned conditions.

Affected Silicon Revisions

A2						
X						

FIGURE 1: TIMING DIAGRAMS FOR CENTER-ALIGNED AND EDGE-ALIGNED MODES

18. Module: PWM

In Center-Aligned Complementary mode with Independent Time Base, the expected dead time between transitions of the PWMxH and PWMxL outputs may not be asserted when SWAP is disabled under the following conditions:

- PWMx module is enabled (PTEN = 1)
- SWAP is enabled prior to this event

Work around

None.

Affected Silicon Revisions

A2							
X							

19. Module: PWM

In Edge-Aligned PWM mode with Master Time Base (PWMCONx<9> = 0) and Immediate Update disabled (PWMCONx<0> = 0), after enabling the PWMx module (PTCON<15> = 1), changes to the PHASEx register, where PHASEx < DTRx or PHASEx > PDCx, will result in missing dead time at the PWMxH-PWMxL transition that will occur at the next master period boundary.

Work around

None.

Affected Silicon Revisions

A2							
X							

20. Module: PWM

When the PWM module is configured for Push-Pull mode (IOCONx<11:10> = 0b10) with the Enable Immediate Period Update bit enabled (PTCON <10> = 1), a write to the Period register that coincides with the period rollover event may cause the push-pull output logic to produce back-to-back pulses on the PWMx pins (see Figure 2).

FIGURE 2:

Work around

Ensure that the update to the PWM Period register occurs away from the PWM rollover event by setting the EIPU bit (PTCON<10> = 1). Use either the PWM Special Event Trigger (SEVTCMP) or the PWM Primary Trigger (TRIGx) to generate a PWM Interrupt Service Routine (ISR) near the start of the PWM cycle. This ISR will ensure that period writes do not occur near the PWM period rollover event.

Affected Silicon Revisions

A2							
X							

21. Module: PWM

In the Redundant Output mode (IOCONx<11:10> = 0b01) and Push-Pull Output mode (IOCONx<11:10> = 0b10), with the Immediate Update Enable bit disabled (PWMCONx<0> = 0), when the Duty Cycle register is updated from a non-zero value to zero, a glitch pulse of a width equal to 1 PWM clock will appear at the next PWM period boundary, as shown in Figure 3 (for the Redundant Output mode). The Duty Cycle register refers to the PDCx register if PWMCONx<8> = 0 or the MDC register if PWMCONx<8> = 1.

FIGURE 3: **EXAMPLE FOR REDUNDANT OUTPUT MODE**

Work around

If the application requires a zero duty cycle output, there are two possible work around methods:

1. Use the PWM override feature to override the PWM output to a low state instead of writing to the Duty Cycle register. In order to switch back to a non-zero duty cycle output, turn off the PWM override. The override-on and override-off events must be timed close to the PWM period boundary if the IOCONx register has been configured with IOCONx<0> = 0 (i.e., output overrides through the OVRDAT<1:0> bits occur on the next CPU clock boundary).

2. Enable the Immediate Update Enable bit (PWMCONx<0> = 1) while configuring the PWMx module (i.e., before enabling the PWMx module, PTCON<15> = 1). With the Immediate Update enabled, writes to the Duty Cycle register can have an immediate effect on the PWM output. Therefore, the duty cycle write operations must be timed close to the PWM period boundary in order to avoid distortions in the PWM output.

Affected Silicon Revisions

A2							
X							

22. Module: PWM

The triggers generated by the PWMx Primary Trigger Compare Value register (TRIGx) and the PWMx Secondary Trigger Compare Value register (STRIGx) will not trigger at the point defined by the TRIGx/STRIGx register values on the first instance for the configurations listed below. Subsequent trigger instances are not affected.

- Trigger compare values for TRIGx, STRIGx are less than 8 counts
- Trigger Output Divider bits, TRGDIV<3:0> (TRGCONx<15:12>), are greater than '0'
- Trigger Postscaler Start Enable Select bits, TRGSTRT<5:0> (TRGCONx<5:0>), are equal to '0'

Work around

Configure the PWMx Primary Trigger Compare Value Register (TRIGx) and PWMx Secondary Trigger Compare Value Register (STRIGx) values to be equal to or greater than 8.

Affected Silicon Revisions

A2							
X							

23. Module: I/O

Only the following four I/O ports support 5V operation: RC7, RC8, RB8 and RB15. All other I/O ports support 3.3V operation.

Work around

None.

Affected Silicon Revisions

A2							
X							

24. Module: I/O

Undesired pin failure may occur on 5V tolerant I/O pins (RC7, RC8, RB8 and RB15).

Work around

If 5V input operation is desired on RC7, RC8, RB8 and RB15, use a current-limiting resistor of at least 1 kOhm.

Affected Silicon Revisions

A2							
X							

25. Module: Auxiliary PLL

The Auxiliary PLL Locked Status bit, APLLCK (ACLKCON<14>), is asserted directly after enabling the APLL module (ACLKCON<15>).

Work around

Add a 50 µs delay routine after enabling the APLL Lock bit.

Affected Silicon Revisions

A2						
X						

dsPIC33EPXXXGS70X/80X

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005258**B**):

> **Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Direct Memory Access (DMA)

In Table 8-1, the values for CAN1 and CAN2 have been updated. The corrected values are shown below in **bold**.

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

Peripheral to DMA Association	DMAxREQ Register IRQSEL<7:0> Bits	DMAxPAD Register (Values to Read from Peripheral)	DMAxPAD Register (Values to Write to Peripheral)
CAN1 – RX Data Ready	00100010	**0x04C0** (C1RXD)	—
CAN1 – TX Data Request	01000110	—	**0x04C2 (C1TXD)**
CAN2 – RX Data Ready	00110111	**0x07C0** (C2RXD)	—
CAN2 – TX Data Request	01000111	—	**0x07C2 (C2TXD)**

2. Module: Flash Program Memory

In Register 5-1: NVMCON, additional bit field values and notes for NVMOP<3:0> have been added and are shown in **bold** below:

bit 3-0   NVMOP<3:0>: NVM Operation Select bits[1,3,4]

　　1111 = Reserved
　　1110 = User memory bulk erase operation
　　1010 = Reserved
　　1010 = Reserved
　　1001 = Reserved
　　1000 = Boot memory double-word program operation in a Dual Partition Flash mode[7]
　　0101 = Reserved
　　0100 = Inactive Partition memory erase operation
　　0011 = Memory page erase operation
　　0010 = Memory row program operation
　　0001 = Memory double-word program operation[5]
　　0000 = Reserved

Note 1: These bits can only be reset on a POR.
　　2: If this bit is set, there will be minimal power savings (IIDLE), and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
　　3: All other combinations of NVMOP<3:0> are unimplemented.
　　4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
　　5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.
　　6: Only applicable when operating in Dual Partition mode.
　　7: The specific Boot mode depends on bits<1:0> of the programmed data:
　　　　11 = Single Partition Flash mode
　　　　10 = Dual Partition Flash mode
　　　　01 = Protected Dual Partition Flash mode
　　　　00 = Reserved

　　　　　　© 2017 Microchip Technology Inc.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (1/2017)

Initial release of this document; issued for Revision A2.

Rev B Document (3/2017)

Device ID for Revision A2 has been changed from 0x4002 to 0x4001.

Added data sheet clarification 1 (Direct Memory Access (DMA)) and 2 (Flash Program Memory).

NOTES:

Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
═ ISO/TS 16949 ═

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-3326-8000
Fax: 86-21-3326-8021

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880- 3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

France - Saint Cloud
Tel: 33-1-30-60-70-00

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820