

Application Note July 1999 AN9853

Description

The HI5x60EVAL1 evaluation board provides a quick and easy method for evaluating the HI5860/5960 (12- or 14-bit), 125MSPS high speed DACs. The board is configured so that the converter outputs differential current into a transformer circuit to form an output voltage. The amount of current out of the DAC is determined by an external resistor and either an internal or external reference voltage. The CMOS digital inputs have optional external termination resistors. The evaluation board includes a VME digital interface that is compatible with all previous Intersil D/A evaluation boards.


Features

- 125MSPS 12- or 14-Bit CMOS DAC
- Also Can Be Used to Evaluate the 8- and 10-Bit Versions, the HI5660 and HI5760
- · Transformer-Coupled or Single-Ended SMA Outputs
- · Easily Selectable Internal or External Reference

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	NUMBER OF BITS	CLOCK SPEED
HI5860SOICEVAL1	25	SOIC	12	125MHz
HI5960SOICEVAL1	25	SOIC	14	125MHz

Functional Block Diagram



Functional Descriptions

Voltage Reference

The HI5860/5960 has an internal 1.2V voltage reference with a ±40ppm/°C drift coefficient over the industrial temperature range. The REFLO pin (16) selects the reference. Access to pin 16 is provided through the center pin of Jumper J3. This jumper is labeled INT and EXT for internal or external reference. The REFIO pin (17) provides access to the internal voltage reference, or can be overdriven if the user wishes to use an external source for the reference. The internal reference was not designed to drive an external load. Notice that a 0.1µF capacitor is placed as close as possible to the REFIO pin. This capacitor is necessary for ensuring a noise free reference voltage. If the user wishes to use an external reference voltage, jumper J1 must be in place and an external voltage reference provided via SMA1, labeled 'EXT REF'. The recommended limits of the external reference are between 15mV and 1.2V. Performance of the converter can be expected to decline as the reference voltage is reduced due to the reduction in LSB current size. If the user wishes to amplitude modulate the DAC, the REFIO pin can be overdriven with a waveform. The input multiplying bandwidth of the REFIO input is approximately 1.4MHz when driving a 100mV signal into the REFIO pin, biased at 0.6V_{DC}. The 3dB BW reduces as this amplitude is increased. It is necessary that the multiplying signal be DC offset so that the minimum and maximum peaks are positive and below 1.2V. For the external reference option, Jumper J3 must be changed so that pin 16 of the DAC is tied to the supply voltage, which is the EXT side of J3. The output current of the converter, IOUTA and IOUTB, is a function of the voltage reference used and the value of R_{SET} (or R2) on the schematic.

Output Current

The output current of the device is set by choosing R_{SET} and V_{FSADJ} such that the resultant of the following equation is less than 20mA:


 $I_{OUT} = 32 \times V_{FSADJ}/R_{SET}$

REFIO (PIN 17) and FSADJ (PIN 18) of the DAC are the inputs to an operational amplifier. The voltage at the FSADJ pin (VFSADJ) will be approximately equal to the voltage at the REFIO pin, which will either be the value of the internal or external reference. For example, using the internal reference of (nominal) 1.2V and an R_{SET} value of $1.91 k\Omega$ results in an I_{OUT} of approximately 20mA (maximum allowed). Choose the output loading so that the Output Voltage Compliance Range is not violated (-0.3 to 1.25V). If an external reference is chosen, it should not exceed +1.2V.

The output can be configured to drive a load resistor, a transformer, an operational amplifier, or any other type of output configuration so long as the output voltage compliance range and the maximum output current are not violated.

Transformer Output

The evaluation board is configured with a transformer output configuration, shown in Figure 1. This configuration was chosen because it provides: even harmonic performance improvement due to the differential signaling; ~12.5 Ω ReQ loading to each output of the DAC; drive impedance of 50Ω for matching with a spectrum analyzer; and 2x voltage gain. The output of this configuration will be biased at zero volts and have an amplitude of ~500mV (VOUT) when the DAC is configured to drive I_{OUTES} of 20mA.



Sleep

The converter can be put into 'sleep' mode by connecting pin 15 of the DAC to either of the converter's supply voltages. The sleep pin has an active pulldown current, so the pin can be left disconnected or be grounded for normal (awake) operation. On the evaluation board, jumper J2 is provided for controlling the sleep pin. Remove the jumper from J2 for normal operation and replace it for sleep mode.

Power Supply(s) and Ground(s)

The user can operate from either a single supply or from dual supplies. The supplies can be at different voltages. It is important to note that the digital inputs cannot switch more than 0.3V above the digital supply voltage. The evaluation board contains two power supply connections, (analog) ${\sf AV}_{DD1}$ and (digital) ${\sf DV}_{DD1}$, each with their own ground wire. Dual ground and power planes is the recommended configuration, with the ground planes connected at a single point near the DAC.

Digital Inputs

The DAC is designed to accept CMOS inputs. The switching voltage is approximately 1/2 of the digital power supply voltage, so reducing the power supply can make the DAC compatible to smaller levels. The digital inputs (data and clock) cannot go +0.3V higher than the digital supply voltage, else diode ESD protection can begin to turn on and performance could be degraded. The clock source can be a sine wave, with some degradation in performance. The recommended clock is a square wave.

The timing between the clock and the data will affect spectral performance and functionality. Minimum setup and hold times are specified in the datasheet to represent the point at which the DAC begins to lose bits. Optimal setup and hold

times vary with the clock rate to output frequency ratio. A general rule is that the lower the F_{CLK}/F_{OUT} ratio is, the higher the setup time should be to achieve optimum spectral behavior.

Getting Started

A summary of the external supplies, equipment, and signal sources needed to operate the board is given below:

- 1. +5V to +3V supply for HI5x60 DAC.
- 2. Pattern Generator.
- Square wave clock source (usually part of the Pattern Generator).
- 4. Spectrum Analyzer or Oscilloscope for viewing the output of the converter.

Attach the evaluation board to the power supply(s). Connect the bits from the data generator to the evaluation board, preferably by using a male, 64 or 96-pin VME (Versa Module Eurocard) connector that mates with the evaluation board. Connect the clock source to the evaluation board, also preferably through the VME connector. Failure to make clean and short connections to the data input lines and clock source will result in a decrease in spectral performance.

Using a coaxial cable with the proper SMA connector, attach the output of the converter, I_{OUT}, to the measurement equipment that will be evaluating the converter's performance. Make sure that the jumpers are in their proper placement. Consult the 'Voltage Reference' section and the 'Sleep' section of this document for a definition of the jumpers' functionality.




FIGURE 2. INTERSIL HI5x60 EVALUATION SYSTEM SETUP BLOCK DIAGRAM

Appendix A Description of Architecture

The segmented current source architecture has the ability to improve the converter's performance by reducing the amount of current that is switching at any one time. In traditional architectures, major transition points required the converter to switch on or off large amounts of current. In a traditional 10-bit R/2R ladder design, for example, the midscale transition required approximately equal amounts of currents switching on and off. In a segmented current source arrangement, transitions such as midscale become one in which you simply have an additional intermediate current source turning on and several minor ones turning off. In the case of the HI5760, there are 31 intermediate current segments that represent the 5 MSBs and five, binary-

weighted current sources representing each of the five LSBs. See the Functional Block Diagram in the datasheet for a visual representation. To relate the midscale transition example to the HI5760, consider the following: The code 01111111111 would be represented by 15 intermediate current segments and each of the 5 LSB current sources all turned on. To transition to code 1000000000 would simply require turning off the 5 LSB current sources and turning on the next intermediate current segment, bringing the total amount of current switching at this 'major' code transition equal to the same amount switching at 30 other code transition points in the code ramp from 0 to 1023, so that the total glitch energy is distributed more evenly.

Appendix B Pin Descriptions

PIN NO.	PIN NAME	PIN DESCRIPTION	
1-14	D13 (MSB) Through D0 (LSB)	For the 14-bit, HI5960, these are digital data bit-13, (most significant bit) through digital data bit-0, (least significant bit). Pins 13 and 14 are NC for the 12-bit, HI5860.	
15	SLEEP	Control Pin for Power-Down Mode. Sleep mode is active high; Connect to ground for normal mode. Sleep pin has internal $20\mu A$ active pull-down current.	
16	REFLO	Connect to analog ground to enable internal 1.2V reference or connect to AV _{DD} to disable internal reference.	
17	REFIO	Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is enabled. Use $0.1\mu F$ cap to ground unless overdriving with a waveform.	
18	FSADJ	Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full scale output current (I _{OUTFS}) = 32 x V _{FSADJ} /R _{SET} , (maximum I _{OUTFS} = 20mA).	
19	COMP1	For use in reducing noise. Recommended: Connect 0.1µF from COMP1 to AV _{DD} .	
20, 25	ACOM	Analog Ground.	
21	IOUTB	The complementary current output of the device. Full scale output current is achieved when all input bits are set to binary 0.	
22	IOUTA	Current output of the device. Full scale output current is achieved when all input bits are set to binary 1.	
23	COMP2	Connect to ACOM through a 0.1µF capacitor.	
24	AV _{DD}	Analog supply (+3V to +5V).	
26	DCOM	Digital ground.	
27	DV _{DD}	Digital supply (+3V to +5V).	
28	CLK	Input for clock. Positive edge of clock latches data.	

Appendix C Circuit Board Layout




FIGURE 3. BOTTOM (LAYER 4, VIEWED FROM BOTTOM)




FIGURE 4. GROUND (LAYER 3, VIEWED FROM BOTTOM)

Appendix C Circuit Board Layout (Continued)




FIGURE 5. POWER (LAYER 2, VIEWED FROM BOTTOM)




FIGURE 6. TOP SIDE (LAYER 1, VIEWED FROM BOTTOM)

Appendix D Schematic SMA1 EXT REF NOTE: JUMPERS SHOWN IN SHIPPED MODE: (OPTIONAL) E1 VME CONNECTOR (96 PIN) J2: SLEEP IS UNINSTALLED. J3: INTERNAL REFERENCE IS ENABLED. NOTE: 50Ω TERMINATION **NOTE: EXTRA SMA5** J1: EXTERNAL REFERENCE IS UNINSTALLED. **RESISTORS ARE NOT** AND PROTO ARE FOR SHIPPED WITH BOARD **OVERDRIVING COMP1** <u>√√14</u> Ω TP2 ı TP1 LSB (NOT NECESSARY) IANALOG P1-30 DIGITAL R16 R3 **GROUND** GROUND PROTO E3 ~~13 i C30 Ω AREA | የ J3 50Ω J1 J2 R31 **EXTRA** 2X1 JUMPERS A29 SMA5 <u>0Ω</u> <u>12</u> 0 P1-29 50Ω R15 R4 ${\bf \bigtriangledown}$ **R29** 0 $\mathbf{0}\Omega$ C29 Ω 11 P1-93 50Ω R22 NOTE: BOARD IS R32 (RGND) **NOT SHIPPED WITH** $\mathbf{0}\Omega$ GROUND \mathbf{W} A28 $\Omega\Omega$ POTENTIOMETER R1 CONNECT P1-28 50Ω R14 $20k\Omega$ R5 0.1μF U1 C28 15 D0 SLEEP 13 50Ω R21 16 P1-92 **REFLO** R33 D1 R2 12 D2 **REFIO** 11 18 ⇜ $2k\Omega$ 50Ω D3 **FSADJ** 10 19 **0.1**μ**F** R34 D4 COMP1 **R28** A26 $\mathbf{0}\Omega$ D5 ACON C2 50Ω SMA3 50Ω T1 D6 IOUTB R6 Ω IOUT 1:1 SMA2 R24 D7 IOUTA 0Ω___6 0.1μF C3 ➾ D8 COMP2 50Ω R17 5 100Ω≶ R35 D9 AV_{DD} 25 D10 **ACOM** R26 **R27 0**Ω SMA4 50Ω 26 -D11 **БСОМ** R10 R7 DV_{DD} D12 C25 R25 W D13 CLOCK C5 50Ω 50Ω R36 R18 0.1μF C4 R1 (20kΩ POT, 3296W) **0.1**μ**F** ⇜ R26 (100Ω, 0805) P1-24 I3 50Ω R8 R11 R25, 28 (50Ω, 0805) <u>**0**Ω</u> R10-23, 30 (50Ω, 1206) FB2 P1-88 50Ω R3-9, 24, 27, 29, 31-39, R_{GND} (0Ω, 0805) 10μH E5 R12 R37 T1 (1:1 TRANSFORMER, KK81) DVDD1 o $\mathbf{0}\Omega$ R2 (2kΩ, 0805) DVDD ₩ C9 **C7** MSB L 50Ω C1-5, 6, 7 (0.1µF, 0805) R19 PLANE 0.1μF R9 10μF C8, 9 (10µF, CASE B) C13 $\mathbf{0}\Omega$ С DCOM1 o FB1, 2 (10µH, FERRITE BEAD) 50Ω **DIGITAL GROUND PLANE** R30 R38 SMA1-6 (STRAIGHT JACK, PCB MOUNT) AVDD1 ℃ C8 FB1 NOTE: ALL OTHER PINS ON THE 64 PIN. VME C6 P1 (64 PIN VME CONNECTOR) **10**μΗ 10µF 六 CONNECTOR ARE DISCONNECTED. E4 J1, 3 (1X2 HEADERS) **0.1μF** $\Omega\Omega$ (ROW B WAS NOT USED) AVDD J2 (1X3 HEADER) SMA6 ACOM1 o ◉ **PLANE** U1 (HI5x60IB) CLK **ANALOG GROUND PLANE**

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111

FAX: (32) 2.724.2111

ASIA

Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China

TEL: 886-2-2515-8508 FAX: 886-2-2515-8369